Bug 1248 - sv.creqv (and others) do not encode/decode vector reg numbers correctly
Summary: sv.creqv (and others) do not encode/decode vector reg numbers correctly
Status: CONFIRMED
Alias: None
Product: Libre-SOC's first SoC
Classification: Unclassified
Component: Source Code (show other bugs)
Version: unspecified
Hardware: PC Linux
: --- enhancement
Assignee: Luke Kenneth Casson Leighton
URL:
Depends on:
Blocks: 676
  Show dependency treegraph
 
Reported: 2024-01-08 22:36 GMT by Luke Kenneth Casson Leighton
Modified: 2024-01-08 22:36 GMT (History)
1 user (show)

See Also:
NLnet milestone: ---
total budget (EUR) for completion of task and all subtasks: 0
budget (EUR) for this task, excluding subtasks' budget: 0
parent task for budget allocation:
child tasks for budget allocation:
The table of payments (in EUR) for this task; TOML format:


Attachments

Note You need to log in before you can comment on or make changes to this bug.
Description Luke Kenneth Casson Leighton 2024-01-08 22:36:29 GMT
the numbering (EXTRA3) and encoding for sv.cr* operations
(5-bit) is hosed. this is not a surprise as it has never
been tested. unit test time....