Bug 205 - documentation of coriolis2 layout process for 180nm
Summary: documentation of coriolis2 layout process for 180nm
Status: CONFIRMED
Alias: None
Product: Libre-SOC's first SoC
Classification: Unclassified
Component: Hardware Layout (show other bugs)
Version: unspecified
Hardware: Other Linux
: --- enhancement
Assignee: Luke Kenneth Casson Leighton
URL:
Depends on:
Blocks: 138
  Show dependency treegraph
 
Reported: 2020-03-02 17:39 GMT by Luke Kenneth Casson Leighton
Modified: 2020-03-02 17:43 GMT (History)
1 user (show)

See Also:
NLnet milestone: NLNet.2019.Coriolis2
total budget (EUR) for completion of task and all subtasks: 4000
budget (EUR) for completion of task (excludes budget allocated to subtasks): 0
parent task for budget allocation: 138
child tasks for budget allocation:


Attachments

Note You need to log in before you can comment on or make changes to this bug.
Description Luke Kenneth Casson Leighton 2020-03-02 17:39:12 GMT
this is important for maintenance purposes and for later ASICs as well as educational purposes.  the process and decisions on hoe the layout was done must be documented, here:
http://libre-riscv.org/3d_gpu/layouts/coriolis2_180nm/