Bug 747 - verify that instructions that write to the same register twice are correctly decoded as illegal/trap
Summary: verify that instructions that write to the same register twice are correctly ...
Status: CONFIRMED
Alias: None
Product: Libre-SOC's first SoC
Classification: Unclassified
Component: Source Code (show other bugs)
Version: unspecified
Hardware: Other Linux
: --- normal
Assignee: Luke Kenneth Casson Leighton
URL:
Depends on:
Blocks: 737 690
  Show dependency treegraph
 
Reported: 2021-11-16 15:41 GMT by Jacob Lifshay
Modified: 2022-08-29 23:13 BST (History)
1 user (show)

See Also:
NLnet milestone: ---
total budget (EUR) for completion of task and all subtasks: 0
budget (EUR) for this task, excluding subtasks' budget: 0
parent task for budget allocation:
child tasks for budget allocation:
The table of payments (in EUR) for this task; TOML format:


Attachments

Note You need to log in before you can comment on or make changes to this bug.
Description Jacob Lifshay 2021-11-16 15:41:05 GMT
things to check (should probably add as test cases):
* ldu r3, 0(r3)
* whatever else we can find
Comment 1 Jacob Lifshay 2021-11-16 15:47:46 GMT
other instructions to double check:
sv.mtspr vstart, r3.s