Bug 76 - IEEE754 RISC-V "tininess" as well as rounding modes (odd/even) needed
Summary: IEEE754 RISC-V "tininess" as well as rounding modes (odd/even) needed
Alias: None
Product: Libre-SOC's first SoC
Classification: Unclassified
Component: ALU (including IEEE754 16/32/64-bit FPU) (show other bugs)
Version: unspecified
Hardware: PC Linux
: --- enhancement
Assignee: Luke Kenneth Casson Leighton
Depends on:
Blocks: 48
  Show dependency treegraph
Reported: 2019-04-26 21:38 BST by Luke Kenneth Casson Leighton
Modified: 2020-12-06 11:56 GMT (History)
1 user (show)

See Also:
NLnet milestone: NLnet.2019.02.012
total budget (EUR) for completion of task and all subtasks: 0
budget (EUR) for this task, excluding subtasks' budget: 0
parent task for budget allocation:
child tasks for budget allocation:
The table of payments (in EUR) for this task; TOML format:


Note You need to log in before you can comment on or make changes to this bug.
Description Luke Kenneth Casson Leighton 2019-04-26 21:38:50 BST
RISC-V has some specific "quirks" in its handling of rounding,
tininess and NaN handling, which need to be specifically catered for.
Comment 1 Luke Kenneth Casson Leighton 2019-08-10 06:50:45 BST

source is a .zip archive.  there is an extremely clean and clear function,
roundRawFNtoRecFN in there which has all of the logic for rounding.
Comment 2 Luke Kenneth Casson Leighton 2020-12-06 11:56:19 GMT
not doing RISC-V.