Bug 780 - Add / enhance / document / relicense Aquila LPC slave core
Summary: Add / enhance / document / relicense Aquila LPC slave core
Status: CONFIRMED
Alias: None
Product: Libre-SOC's first SoC
Classification: Unclassified
Component: Source Code (show other bugs)
Version: unspecified
Hardware: Other Other
: --- enhancement
Assignee: Luke Kenneth Casson Leighton
URL:
Depends on:
Blocks:
 
Reported: 2022-03-01 21:30 GMT by tpearson
Modified: 2022-03-06 20:39 GMT (History)
1 user (show)

See Also:
NLnet milestone: ---
total budget (EUR) for completion of task and all subtasks: 0
budget (EUR) for this task, excluding subtasks' budget: 0
parent task for budget allocation:
child tasks for budget allocation:
The table of payments (in EUR) for this task; TOML format:

Attachments
Add an attachment (proposed patch, testcase, etc.)

Note You need to log in before you can comment on or make changes to this bug.
Description tpearson 2022-03-01 21:30:56 GMT 
COMPLETED

- Added the Aquila LPC slave DMA-capable core to the LibreSoC Microwatt tree
   - Added a fourth DMA master to Microwatt core
 - Enabled on ECP5-85 Arctic Tern boards
 - Extended for true 64-bit DMA (required by Microwatt's 64-bit busses)
 - Documented core (initial datasheet)
 - Verified synthesis / PAR and resource usage
 - Relicensed as LGPLv3+

TODO

- Verify extended version works on Arctic Tern hardware with POWER9 host (estimated timeframe late March 2022)
Comment 1 tpearson 2022-03-06 20:39:06 GMT 
CURRENT STATUS
- Added the Pinyon dual port block RAM interface / specification
- Moved LPC slave buffers from ECP5 primitives to Pinyon RAMs