Meetings to discuss planning for ASIC layout and work to be done on coriolis2. * Jean-Paul, to do "local clock" work and understand peripherals * Staf, status update on SRAM cells (6T and 8T) * Luke, to produce diagram for Jean-Paul for Cache Layout