Bug 913 - change PLRU in plru2.py to allow putting state in sram
Summary: change PLRU in plru2.py to allow putting state in sram
Status: CONFIRMED
Alias: None
Product: Libre-SOC's first SoC
Classification: Unclassified
Component: Source Code (show other bugs)
Version: unspecified
Hardware: Other Linux
: --- enhancement
Assignee: Jacob Lifshay
URL:
Depends on:
Blocks:
 
Reported: 2022-08-26 18:04 BST by Jacob Lifshay
Modified: 2022-08-26 18:04 BST (History)
2 users (show)

See Also:
NLnet milestone: Future
total budget (EUR) for completion of task and all subtasks: 0
budget (EUR) for this task, excluding subtasks' budget: 0
parent task for budget allocation: 487
child tasks for budget allocation:
The table of payments (in EUR) for this task; TOML format:
jacob=0


Attachments

Note You need to log in before you can comment on or make changes to this bug.
Description Jacob Lifshay 2022-08-26 18:04:30 BST
https://bugs.libre-soc.org/show_bug.cgi?id=909#c5

> actually, i want to modify PLRU's API somewhat so you can have a sram of
> PLRU states and just one PLRU circuit rather than a bunch of dffs and PLRUs.
> the sram would need 1 clocked write port and one combinatorial read port
> (unless you want to wait an extra cycle), it would be external to PLRU.