Bug 104 - add subvl support from latest sv 0.6 draft spec
Summary: add subvl support from latest sv 0.6 draft spec
Status: RESOLVED INVALID
Alias: None
Product: Libre-SOC's first SoC
Classification: Unclassified
Component: Source Code (show other bugs)
Version: unspecified
Hardware: PC Linux
: --- enhancement
Assignee: Luke Kenneth Casson Leighton
URL:
Depends on:
Blocks: 52
  Show dependency tree / graph
 
Reported: 2019-06-28 11:45 BST by Luke Kenneth Casson Leighton
Modified: 2021-05-13 21:23 BST (History)
1 user (show)

See Also:
NLnet milestone: NLnet.2019.02.012
total budget (EUR) for completion of task and all subtasks: 0
budget (EUR) for this task, excluding subtasks' budget: 0
parent task for budget allocation:
child tasks for budget allocation:
The table of payments (in EUR) for this task; TOML format:

Attachments
Add an attachment (proposed patch, testcase, etc.)

Note You need to log in before you can comment on or make changes to this bug.
Description Luke Kenneth Casson Leighton 2019-06-28 11:45:12 BST 
support for subvl (sub vector elements) is needed.
unit tests for predication, branches (branch sub-vector compares),
different element widths, all needed.
Comment 1 Luke Kenneth Casson Leighton 2021-05-13 21:23:13 BST 
SV 0.6 (with RISC-V) is retired