Design Reference Implementations in nmigen and (System-)Verilog, Bus Function Models and other functionality in SystemVerilog for verification with full unit tests aiming best code coverage.