instruction stream order needs to be sorted out so that the proposed
Compressed/48/64/VBLOCK encoding will fit. currently, LE on POWER
is wholly unsuited to variable-length ISA encoding due to the opcode
being at the wrong end of a sequential instruction byte stream
note, not to be confused with bug #238 which is *actual* compressed
(16-bit) instruction encodings.