Bug 463 - python based cycle accurate POWER9 simulator
Summary: python based cycle accurate POWER9 simulator
Status: RESOLVED FIXED
Alias: None
Product: Libre-SOC's first SoC
Classification: Unclassified
Component: Source Code (show other bugs)
Version: unspecified
Hardware: Other Linux
: --- enhancement
Assignee: Luke Kenneth Casson Leighton
URL:
Depends on:
Blocks: 241 272 383
  Show dependency treegraph
 
Reported: 2020-08-18 13:16 BST by Luke Kenneth Casson Leighton
Modified: 2022-07-21 22:38 BST (History)
1 user (show)

See Also:
NLnet milestone: NLNet.2019.10.046.Standards
total budget (EUR) for completion of task and all subtasks: 2000
budget (EUR) for this task, excluding subtasks' budget: 2000
parent task for budget allocation: 241
child tasks for budget allocation:
The table of payments (in EUR) for this task; TOML format:
"lkcl"={amount=1000, paid=2020-08-10} "donated"={amount=1000, submitted=2022-06-25, paid=2022-07-21}


Attachments

Note You need to log in before you can comment on or make changes to this bug.
Description Luke Kenneth Casson Leighton 2020-08-18 13:16:04 BST
for unit test purposes a POWER9 simulator is needed, to be able to carry out cycle accurate confirmation of HDL.

also needed is a way to run the same tests against qemu, in order to confirm their accuracy.
Comment 1 Luke Kenneth Casson Leighton 2020-08-18 13:22:28 BST
* qemu, unit tests and simulator infrastructure https://git.libre-soc.org/?p=soc.git;a=tree;f=src/soc/simulator;hb=HEAD
* PowerISA pseudocode parser https://git.libre-soc.org/?p=soc.git;a=tree;f=src/soc/decoder/pseudo;hb=HEAD
* actual ISA caller https://git.libre-soc.org/?p=soc.git;a=tree;f=src/soc/decoder/isa;hb=HEAD
Comment 2 Luke Kenneth Casson Leighton 2020-08-18 13:23:19 BST
EUR 1000 michael, EUR 1000 lkcl