The WB64to32Convert module does not obey a master stall request during burst transfers per the Wishbone specification. When the master attempts to stall the slave during a burst transfer, the slave may attempt to send one beat of data (a single spurious ACK) before finally recognizing the master is in a STALL condition. If this happens, the data transfer to the master is lost / corrupted for compliant masters. Unfortunately, a second bug in the Icache module has masked this problem, and it took a while to figure out why inserting a new bridge controller between the ICache and the WB64to32Convert wasn't working.
Fixed in ls2 GIT hash 91a0c43 (ddr3 branch)
(In reply to tpearson from comment #1) > Fixed in ls2 GIT hash 91a0c43 (ddr3 branch) https://git.libre-soc.org/?p=ls2.git;a=commitdiff;h=91a0c4363cbd62ff506bcaad2ee7f57d42b28c7d yyyeah don't get me started, i lost about 2 months searching for bugs here.
again invalid just as with bug #808, WB4 Pipe connecting to WB3 classic has to be done with extreme care.