The gram clock tree stop/reset signals are not wired up on ECP5, leading to sporadic DDR3 startup failures.