The blocks that will be on the router ASIC and generated by the compilers developed in bug #828 should be verified with simulation and (estimated) parasitics. This is for both the used 1RW and 2RW blocks. Especially bigger block will need to be verified for race conditions on the internal signals due to the load on the nets. The effort needed for this exercise will depend on the number of unique blocks and the size of the blocks.