Bug 889 - eth_mac VLSI Layout in tsmc180 and sky130
Summary: eth_mac VLSI Layout in tsmc180 and sky130
Alias: None
Product: Libre-SOC's second ASIC
Classification: Unclassified
Component: source code (show other bugs)
Version: unspecified
Hardware: Other Linux
: --- enhancement
Assignee: Jean-Paul Chaput
Depends on: 934
Blocks: 850 890
  Show dependency treegraph
Reported: 2022-07-12 13:18 BST by Luke Kenneth Casson Leighton
Modified: 2022-11-19 19:38 GMT (History)
1 user (show)

See Also:
NLnet milestone: NGI.POINTER.Gigabit.ASIC
total budget (EUR) for completion of task and all subtasks: 10000
budget (EUR) for this task, excluding subtasks' budget: 0
parent task for budget allocation: 912
child tasks for budget allocation: 934 951 974
The table of payments (in EUR) for this task; TOML format:
# all assigned to sub-bugs.


Note You need to log in before you can comment on or make changes to this bug.
Description Luke Kenneth Casson Leighton 2022-07-12 13:18:15 BST
coriolis2 layout of eth_mac is needed, and a preliminary investigation into
features in coriolis2 needed to support it.

for full report on evaluation of SRAM, see bug #934.
Comment 1 Luke Kenneth Casson Leighton 2022-07-12 13:21:28 BST
to keep this layout simple the SRAM should not be included. as it is not
going to fab the size of the GDSII is not relevant.
Comment 2 Luke Kenneth Casson Leighton 2022-11-09 11:19:35 GMT
Jean-Paul pushed this to the alliance-check-toolkit repository,


    by Jean-Paul Chaput at 2022-09-22T10:00:50+02:00

    Added ethmac/sky130_c4m to the statistic benchmarks.

    by Jean-Paul Chaput at 2022-09-22T10:05:13+02:00

    Correct spacing between the devices so they do not overlap (cosmetic).

    by Jean-Paul Chaput at 2022-09-22T10:07:03+02:00

    Remove generated layout, included by mistake.

    by Jean-Paul Chaput at 2022-09-22T10:11:40+02:00

    Include PythonAttributes and SeaBreeze checks in Arlet6502.

    by Jean-Paul Chaput at 2022-09-22T10:15:05+02:00

    Adjust basic ethmac P&R. To serve as reference for further optimization.

    by Jean-Paul Chaput at 2022-09-22T10:34:29+02:00

    Added a SPRAM only design to experiment on matrix placement rebuild.

    * See comments in sramplacer2.py plugin in Coriolis for the results.

    by Jean-Paul Chaput at 2022-09-22T10:35:53+02:00

    Merge branch 'master' of gitlab.lip6.fr:vlsi-eda/alliance-check-toolkit