Bug 1031 - implement CRweird instructions in ISACaller
Summary: implement CRweird instructions in ISACaller
Alias: None
Product: Libre-SOC's first SoC
Classification: Unclassified
Component: Source Code (show other bugs)
Version: unspecified
Hardware: Other Linux
: --- enhancement
Assignee: Luke Kenneth Casson Leighton
URL: https://libre-soc.org/openpower/sv/cr...
Depends on:
Blocks: 1067
  Show dependency treegraph
Reported: 2023-03-17 09:50 GMT by Luke Kenneth Casson Leighton
Modified: 2024-01-04 09:56 GMT (History)
2 users (show)

See Also:
NLnet milestone: NLnet.2022-08-107.ongoing
total budget (EUR) for completion of task and all subtasks: 3000
budget (EUR) for this task, excluding subtasks' budget: 3000
parent task for budget allocation: 1027
child tasks for budget allocation:
The table of payments (in EUR) for this task; TOML format:
jacob=800 lkcl=2200


Note You need to log in before you can comment on or make changes to this bug.
Description Luke Kenneth Casson Leighton 2023-03-17 09:50:44 GMT
the crweird group is extremely powerful manipulation of CR Fields
and needs implementing.  Scalar first, SVP64 may be a separate
Comment 1 Luke Kenneth Casson Leighton 2023-03-17 11:59:44 GMT
toshaan the pseudocode in draft form is designed already, the
insteuctiins themselves designed already, it is a matter of
nailing down the fields.txt (power isa book I section 1.6)
the CSV files (microwatt style decoder) writing the pseudocode
and writing the unit tests.  the IRC discussion was here
which gives so many other examples when things were added that it
really should be a "by-the-numbers" task, now.  we can add a paid
task if you are interested in updating the wiki
Comment 2 Luke Kenneth Casson Leighton 2023-03-17 12:03:51 GMT

csvs, fields.txt

pseodocode best in its own new subfile although a case could be
made for adding them to condition.mdwn the fact that mtcr etc
are not in that but are in the system chapter of Power ISA...
Comment 3 Luke Kenneth Casson Leighton 2023-04-15 10:38:05 BST
the ones involving RT-CRs need a workaround in
ISACaller, i will have to handle that, but the actual scalar
implementation is dead-straightforward.
Comment 4 Luke Kenneth Casson Leighton 2023-04-25 18:39:45 BST
i have been editing this page so as to create ls015

also needed the two Forms as part of the RFC so that bit is done.

commit f817539cbfb4fa73153369ce0f2ed9d1c23fca46 (HEAD -> master, origin/master)
Author: Luke Kenneth Casson Leighton <lkcl@lkcl.net>
Date:   Tue Apr 25 18:36:31 2023 +0100

    add CW and CW2 Form
    needed for both #1035 and #1067