Bug 1027 - implement "necessary" additions to SVP64 and Scalar Power ISA
Summary: implement "necessary" additions to SVP64 and Scalar Power ISA
Alias: None
Product: Libre-SOC's first SoC
Classification: Unclassified
Component: Milestones (show other bugs)
Version: unspecified
Hardware: PC Linux
: High enhancement
Assignee: Cesar Strauss
Depends on: 923
Blocks: 1065
  Show dependency treegraph
Reported: 2023-03-15 16:59 GMT by Luke Kenneth Casson Leighton
Modified: 2023-11-18 08:22 GMT (History)
1 user (show)

See Also:
NLnet milestone: NLnet.2022-08-107.ongoing
total budget (EUR) for completion of task and all subtasks: 30000
budget (EUR) for this task, excluding subtasks' budget: 0
parent task for budget allocation: 961
child tasks for budget allocation: 852 972 1028 1030 1031 1034 1047 1061 1064 1071 1116 1183
The table of payments (in EUR) for this task; TOML format:


Note You need to log in before you can comment on or make changes to this bug.
Description Luke Kenneth Casson Leighton 2023-03-15 16:59:32 GMT
In the OPF ISA WG Grant 2022-08-051 there is considerable work to be
done in submitting almost 100 instructions via the OPF's External RFC
Process. Adding to this workload is greatly undesirable however under
certain circumstances may prove necessary, was already planned, or
may be demonstrably greatly beneficial. For example a 2D DCT Mode for
REMAP was planned, as was the design and addition of Integer DCT and
FFT Butterfly instructions. Additionally some 64-bit versions of
SVP64's setvl and REMAP instructions have been planned for some time,
including extending Matrix REMAP to do both inner and outer product,
and the CRweird and ternary/binary instructions have to be implemented.

Note that the key difference between this Milestone and the OPF ISA WG
Grant 2022-08-051 is that everything under 2022-08-051 has already been
designed and implemented under the SVP64 ISACaller Simulator. This
Milestone brings the necessary additions up to a point where 2022-08-051
can take over.

Additionally the python-based pypowersim needs to be made easier to
compile for x86: presently it runs best only on ppc64.  This will
allow development of SVP64 and Power ISA additions to be easier.