In the OPF ISA WG Grant 2022-08-051 there is considerable work to be
done in submitting almost 100 instructions via the OPF's External RFC
Process. Adding to this workload is greatly undesirable however under
certain circumstances may prove necessary, was already planned, or
may be demonstrably greatly beneficial. For example a 2D DCT Mode for
REMAP was planned, as was the design and addition of Integer DCT and
FFT Butterfly instructions. Additionally some 64-bit versions of
SVP64's setvl and REMAP instructions have been planned for some time,
including extending Matrix REMAP to do both inner and outer product,
and the CRweird and ternary/binary instructions have to be implemented.
Note that the key difference between this Milestone and the OPF ISA WG
Grant 2022-08-051 is that everything under 2022-08-051 has already been
designed and implemented under the SVP64 ISACaller Simulator. This
Milestone brings the necessary additions up to a point where 2022-08-051
can take over.
Additionally the python-based pypowersim needs to be made easier to
compile for x86: presently it runs best only on ppc64. This will
allow development of SVP64 and Power ISA additions to be easier.