Bug 1069 - OPF RFC ISA WG questions feedback on ls007 ternlog and binlut
Summary: OPF RFC ISA WG questions feedback on ls007 ternlog and binlut
Status: CONFIRMED
Alias: None
Product: Libre-SOC's first SoC
Classification: Unclassified
Component: Specification (show other bugs)
Version: unspecified
Hardware: PC Linux
: --- enhancement
Assignee: Luke Kenneth Casson Leighton
URL: https://libre-soc.org/openpower/sv/rf...
Depends on: 1017
Blocks:
  Show dependency tree / graph
 
Reported: 2023-04-26 14:43 BST by Luke Kenneth Casson Leighton
Modified: 2024-01-27 13:19 GMT (History)
1 user (show)

See Also:
NLnet milestone: NLnet.2022-08-051.OPF
total budget (EUR) for completion of task and all subtasks: 0
budget (EUR) for this task, excluding subtasks' budget: 0
parent task for budget allocation: 1012
child tasks for budget allocation:
The table of payments (in EUR) for this task; TOML format:

Attachments
Add an attachment (proposed patch, testcase, etc.)

Note You need to log in before you can comment on or make changes to this bug.
Description Luke Kenneth Casson Leighton 2023-04-26 14:43:21 BST 
iteration on ls007 is needed from feedback corrections and questions
Comment 1 Luke Kenneth Casson Leighton 2023-04-26 15:04:00 BST 
https://git.libre-soc.org/?p=libreriscv.git;a=commitdiff;h=3be6402d9b0027e7764fdce59eb84c05874e2a4b

https://git.libre-soc.org/?p=libreriscv.git;a=commitdiff;h=c942c310e7d09b5ee6c15356d53bb22c4ceab8ec

mention macro-op fusion opportunity only if copy precedes
the tern/bin instruction.
Comment 2 Luke Kenneth Casson Leighton 2024-01-27 13:19:43 GMT 
bug #1034 - a couple more instructions were added on CR *bits* not
just CR *fields* after it was noted in bug #676 (maxloc) that
targetted bit-wise operations on different elements in fields
(CR5.SO <- CR0.EQ...) were needed.